BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Chicago
X-LIC-LOCATION:America/Chicago
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20181221T160729Z
LOCATION:C140/142
DTSTART;TZID=America/Chicago:20181113T113000
DTEND;TZID=America/Chicago:20181113T120000
UID:submissions.supercomputing.org_SC18_sess194_pap157@linklings.com
SUMMARY:Light-Weight Protocols for Wire-Speed Ordering
DESCRIPTION:Paper\nArchitectures, Data Analytics, Networks, Tech Program R
 eg Pass\n\nLight-Weight Protocols for Wire-Speed Ordering\n\nEberle, Denni
 son\n\nWe describe light-weight protocols for selective packet ordering in
  out-of-order networks that carry memory traffic. The protocols are design
 ed for heterogeneous high-performance systems, in particular, accelerated 
 systems with endpoints that have few resources available for interfacing t
 he network.\n\nThe protocols preserve the semantics of a relaxed memory or
 dering model as adopted by highly-threaded many-core processors and accele
 rators.\n\nThe protocols achieve link-rate performance through the followi
 ng techniques: (1) speculative connection setup avoids round-trip delays f
 ound in protocols with little knowledge about endpoint resources, (2) targ
 et-side ordering avoids round-trip delays found in source-side ordering me
 chanisms, (3) fine-grained ordering removes dependencies unwarranted by pr
 ogram code avoiding cumulative ordering dependencies caused by coarse-grai
 ned ordering, (4) ordering relaxations and optimizations for producer/cons
 umer communication patterns.\n\nWe describe two ordering protocols that pr
 ovide (1) strict sequential ordering and (2) relaxed ordering for multi-pa
 cket transfers. The protocols impose no restrictions on routing, including
  multipath routing.
URL:https://sc18.supercomputing.org/presentation/?id=pap157&sess=sess194
END:VEVENT
END:VCALENDAR

