BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Chicago
X-LIC-LOCATION:America/Chicago
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260522T150122Z
LOCATION:D170
DTSTART;TZID=America/Chicago:20181111T155200
DTEND;TZID=America/Chicago:20181111T161400
UID:submissions.supercomputing.org_SC18_sess149_ws_mchpc110@linklings.com
SUMMARY:Exploring Allocation Policies in Disaggregated Non-Volatile Memori
 es
DESCRIPTION:Vamsee Reddy Kommareddy (University of Central Florida), Clayt
 on Hughes and Simon David Hammond (Sandia National Laboratories), and Amro
  Awad (University of Central Florida)\n\nMany modern applications have mem
 ory footprints that are increasingly large, driving system memory capaciti
 es higher and higher. However, due to the diversity of applications that r
 un on High-Performance Computing (HPC) systems, the memory utilization can
  fluctuate widely from one application to another, which results in underu
 tilization issues when there are many jobs with small memory footprints. S
 ince memory chips are collocated with the compute nodes, this necessitates
  the need for message passing APIs to be able to share information between
  nodes.\n\nTo address some of these issues, vendors are exploring disaggre
 gated memory-centric systems. In this type of organization, there are disc
 rete nodes, reserved solely for memory, which are shared across many compu
 te nodes. Due to their capacity, low-power, and non-volatility, Non-Volati
 le Memories (NVMs) are ideal candidates for these memory nodes. Moreover, 
 larger memory capacities open the door to different programming models (mo
 re shared memory style approaches) which are now being added to the C++ an
 d Fortran language specifications.  This paper proposes a simulation model
  for studying disaggregated memory architectures using a publicly availabl
 e simulator, SST Simulator, and investigates various memory allocation pol
 icies.\n\nTag: Memory, NVRAM, Parallel Programming Languages, Libraries, a
 nd Models\n\nRegistration Category: Workshop Reg Pass\n\nSession Chairs: R
 on Brightwell (Sandia National Laboratories); Maya Gokhale (Lawrence Liver
 more National Laboratory (LLNL)); Xian-He Sun (Illinois Institute of Techn
 ology); and Yonghong Yan (University of North Carolina, Charlotte)\n\n
END:VEVENT
END:VCALENDAR