BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Chicago
X-LIC-LOCATION:America/Chicago
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260522T150116Z
LOCATION:D167/174
DTSTART;TZID=America/Chicago:20181111T094000
DTEND;TZID=America/Chicago:20181111T101000
UID:submissions.supercomputing.org_SC18_sess170_pec429@linklings.com
SUMMARY:Bringing FPGAs to HPC Production Systems and Codes
DESCRIPTION:Christian Plessl (Paderborn University)\n\nFPGA architectures 
 and development tools have made great strides towards a platform for high-
 performant and energy-efficient computing, competing head to head with oth
 er processor and accelerator technologies. While we have seen the first la
 rge-scale deployments of FPGAs in public and private clouds, FPGAs still h
 ave to make inroads in general purpose HPC systems. At the Paderborn Cente
 r for Parallel Computing, we are at the forefront of this development and 
 have recently put "Noctua" our first HPC cluster with FPGAs into productio
 n. \n\nIn this talk, I will share some of the experiences we made on our j
 ourney from the planning, to the procurement to the installation of the No
 ctua cluster and highlight critical aspects for FPGAs and how we addressed
  them. Further, I will present results from on-going work to port librarie
 s and MPI-parallel HPC codes to the 32 Intel Stratix 10 FPGA boards in our
  cluster.\n\nTag: Accelerators, Heterogeneous Systems, NVRAM\n\nRegistrati
 on Category: Workshop Reg Pass\n\n
END:VEVENT
END:VCALENDAR