BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Chicago
X-LIC-LOCATION:America/Chicago
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260522T150115Z
LOCATION:D167/174
DTSTART;TZID=America/Chicago:20181111T111000
DTEND;TZID=America/Chicago:20181111T112500
UID:submissions.supercomputing.org_SC18_sess170_ws_h2rc103@linklings.com
SUMMARY:First Steps in Porting the LFRic Weather and Climate Model to the 
 FPGAs of the EuroExa Architecture
DESCRIPTION:Mike Ashworth, Graham Riley, Andrew Attwood, and John Mawer (U
 niversity of Manchester)\n\nThe EuroExa project proposes a High-Performanc
 e Computing (HPC) architecture which is both scalable to exascale performa
 nce levels and delivers world-leading power efficiency. This is achieved t
 hrough the use of low-power ARM processors accelerated by closely-coupled 
 FPGA programmable components. In order to demonstrate the efficacy of the 
 design, the EuroExa project includes application porting work across a ric
 h set of applications. One such application is the new weather and climate
  model, LFRic (named in honor of Lewis Fry Richardson), which is being dev
 eloped by the UK Met Office and its partners for operational deployment in
  the middle of the next decade. \n\nMuch of the run-time of the LFRic mode
 l consists of compute intensive operations which are suitable for accelera
 tion using FPGAs. Programming methods for such high-performance numerical 
 workloads are still immature for FPGAs compared with traditional HPC archi
 tectures. The paper describes the porting of a matrix-vector kernel using 
 the Xilinx Vivado toolset, including High-Level Synthesis (HLS), discusses
  the benefits of a range of optimizations and reports performance achieved
  on the Xilinx UltraScale+ SoC. \n\nPerformance results are reported for t
 he FPGA code and compared with single socket OpenMP performance on an Inte
 l Broadwell CPU. We find the performance of the FPGA to be competitive whe
 n taking into account price and power consumption.\n\nTag: Accelerators, H
 eterogeneous Systems, NVRAM\n\nRegistration Category: Workshop Reg Pass\n\
 n
END:VEVENT
END:VCALENDAR