BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Chicago
X-LIC-LOCATION:America/Chicago
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260522T150118Z
LOCATION:D221
DTSTART;TZID=America/Chicago:20181113T154500
DTEND;TZID=America/Chicago:20181113T160000
UID:submissions.supercomputing.org_SC18_sess279_drs124@linklings.com
SUMMARY:High Performance Middlewares for Next Generation Architectures: Ch
 allenges and Solutions
DESCRIPTION:Sourav Chakraborty and Dhabaleswar K. Panda (Ohio State Univer
 sity)\n\nThe emergence of modern multi-/many-core architectures and high-p
 erformance interconnects have fueled the growth of large-scale supercomput
 ing clusters. Due to this unprecedented growth in scale and compute densit
 y, high performance computing (HPC) middlewares now face a plethora of new
  challenges to solve in order to extract the best performance from such sy
 stems. In this work, we study four such challenges - a) launching and boot
 strapping jobs on very large scale clusters, b) contention in collective c
 ommunication, c) point-to-point communication protocols, and d) scalable f
 ault-tolerance and recovery and propose efficient solutions for them. The 
 proposed solutions have been implemented on MVAPICH2, a popular MPI and PG
 AS runtime used by scientists and HPC clusters around the world.\n\nTag: A
 rchitectures, Memory, Runtime Systems, Storage, Doctoral Showcase\n\nRegis
 tration Category: Workshop Reg Pass, Tutorial Reg Pass, Tech Program Reg P
 ass, Exhibits Reg Pass, Exhibits - Exhibit Hall Only Reg Pass\n\nSession C
 hair: Sanjukta Bhowmick (University of North Texas)\n\n
END:VEVENT
END:VCALENDAR