BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Chicago
X-LIC-LOCATION:America/Chicago
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260522T150116Z
LOCATION:D173
DTSTART;TZID=America/Chicago:20181114T121500
DTEND;TZID=America/Chicago:20181114T131500
UID:submissions.supercomputing.org_SC18_sess439_bof190@linklings.com
SUMMARY:Benchmarking Scientific Reconfigurable / FPGA Computing
DESCRIPTION:Franck Cappello (Argonne National Laboratory), Taisuke Boku (U
 niversity of Tsukuba), Martin Herbordt (Boston University), Naoya Maruyama
  (Lawrence Livermore National Laboratory), Andrew Putnam (Microsoft Corpor
 ation), Kentaro Sano (RIKEN), Jeffrey Vetter (Oak Ridge National Laborator
 y), Kazutomo Yoshii (Argonne National Laboratory), and Xavier Martorell (B
 arcelona Supercomputing Center)\n\nIn the past three years, FPGAs have gon
 e from niche components to a central part of many data centers worldwide. 
  But while many use cases match those of traditional accelerators (e.g., A
 WS), most of these millions of newly deployed FPGAs are in other configura
 tions such as smart NICs and storage architectures.  A central problem in 
 advancing HPC with FPGAs is therefore developing new benchmarking methodol
 ogies.  In this BoF, leading researchers from industry, government, and ac
 ademia will showcase cutting-edge FPGAs applications related to HPC and pr
 opose evaluation metrics.  Discussion will aim at creating a new benchmark
 .  Audience participation is highly encouraged.\n\nRegistration Category: 
 Tech Program Reg Pass, Exhibits Reg Pass, Exhibits - Exhibit Hall Only Reg
  Pass\n\n
END:VEVENT
END:VCALENDAR