BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Chicago
X-LIC-LOCATION:America/Chicago
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260522T150120Z
LOCATION:Exhibit Hall B
DTSTART;TZID=America/Chicago:20181114T091500
DTEND;TZID=America/Chicago:20181114T100000
UID:submissions.supercomputing.org_SC18_sess507_pec441@linklings.com
SUMMARY:Kennedy Award Presentation - Memory Consistency Models: They Are B
 roken and Why We Should Care
DESCRIPTION:Sarita Adve (University of Illinois)\n\nThe memory consistency
  model for a shared address space specifies the value a load can return, a
 ffecting programmability and performance. For such a fundamental property,
  it, unfortunately, still routinely causes heads to spin.  I will first br
 iefly trace the evolution of memory models over three decades. The 1990s s
 aw an explosion in memory models from hardware vendors and researchers. Th
 e 2000s drove a convergence centered on the more software-centric view of 
 the data-race-free model. The last decade has struggled with mind-twisting
  implications of “out-of-thin-air” values and relaxed atomics, pointing to
  a fundamentally broken paradigm for hardware and software.\n\nThe end of 
 Moore’s law is driving transformational change in hardware with specializa
 tion and heterogeneity within and across chips, including application-spec
 ialized and heterogeneous parallelism, coherence, and communication. How d
 oes this affect the memory model, or more broadly, the hardware-software i
 nterface? From our recent research in the DeNovo project, I will show exam
 ples of how we are again in danger of repeating the mistakes of the hardwa
 re-centric 1990s to create another memory model mess. On the other hand, t
 here is a golden opportunity for hardware-software cooperation to redefine
  our interface from the ground up and find a fundamental resolution to the
  problem. I believe this will require rethinking how we represent parallel
 ism, communication, and correctness in software, how we provide coherence 
 and communication in hardware, and that the HPC community’s expertise in h
 ow to explicitly manage communication will have a key role to play.\n\nReg
 istration Category: Tech Program Reg Pass, Exhibits Reg Pass\n\nSession Ch
 air: Valerie Taylor (Argonne National Laboratory (ANL), University of Chic
 ago)\n\n
END:VEVENT
END:VCALENDAR